Abstract -This paper presents results on fault simulation and response compaction on ISCAS 89 full scan sequential benchmark circuits using HOPE -U fault simulator developed for synchronous sequential circuits that employs parallel fault simulation with heuristics to reduce simulation time in the context of designing spaceeficient support hardware for builsin selfitesting of VLSI circuits. The techniques utilized in the paper take advantage of sequence characterization developedpreviously by the authors for response data compaction in the case of ISCAS 85 combinational benchmark circuits, using A T W T A , FSIM, and COMPACTEST, under conditions of both stochastic independence and dependence of single and double line errors, and then apply these concepts to the case of full scan sequential benchmark circuits using the fault simulator HOPE.
I. INTRODUCTION
With continued growth in electronics industry and development of complex systems with higher levels of integration, the necessity to find better and more effective methods of testing that ensure reliable operations of chips, mainstay of today's complex digital systems, has become an important issue to design engineers [ 11-[ 141. The conventional testing techniques of digital circuits require application of test patterns generated by a test pattern generator ( TPG ) to the circuit under test ( CUT ) and comparing the responses produced with known correct circuit responses, However, for large circuits, because of higher storage requirements for the fault-fiee responses, the test procedures become very expensive and hence alternative approaches are sought to minimize the amount of needed storage.
Built-in self-testing ( BIST ) is a design methodology that provides the capability of solving many of the problems otherwise encountered in conventional testing of digital systems. It combines the concepts of both built-in test ( BIT ) and self-test ( ST ) in one termed built-in self-test ( BIST ). In BIST, test generation, test application, and response verification are all accomplished through built-in hardware, which allows different parts of a chip to be tested in parallel, thereby reducing the required testing time, besides eliminating the need for external test equipment. As the cost of testing is becoming the major component of the manufacturing cost of a new product, BIST thus tends to reduce manufacturing and maintenance costs through improved diagnosis.
Several companies such as Motorola, AT & T, IBM, and Intel have incorporated BIST in many of their products. AT & T, for example, has incorporated BIST into more than 200 of their IC chips. The three large PLAs and microcode ROM in the Intel 80386 microprocessor were built-in self-tested. The general-purpose microprocessor chip, Alpha AXP21164, and Motorola microprocessor, 68020, were also tested using BIST techniques [ 11, [ 141. BIST is also widely used to test embedded regular structures that exhibit a high degree of periodicity such as memory arrays ( SRAMs, ROMs, FIFOs, and registers ). These types of circuits do not require complex extra hardware for test generation and response compaction. Also, including BIST in these circuits can guarantee high fault coverage with zero aliasing. Unlike regular circuits, random-logic circuits cannot be adequately tested only with BIST techniques, since generating adequate on-chip test sets using simple hardware is a difficult task to be accomplished. Moreover, since test responses generated by randomlogic circuits seldom exhibit regularity, it is extremely difficult to ensure zero-aliasing compaction. Therefore, randomlogic circuits are most usually tested using a combination of BIST, scan design techniques, and external test equipment.
A typical BIST environment uses a test pattern generator ( TPG ) that sends its outputs to a circuit under test ( CUT ), and output streams from the CUT are fed into a test data analyzer. A fault is detected if the test sequence is different from the response of the fault-free circuit. The test data analyzer is comprised of a response compaction unit ( RCU ), a storage for the fault-free responses of the CUT, and a comparator. In order to reduce the amount of data represented by the fault-free and faulty CUT responses, data compression is used to create signatures ( short binary sequences ) from the CUT and its corresponding fault-free circuit. Signatures are compared and faults are detected if a match does not occur. BIST techniques may be used during normal functional operating conditions of the unit under test ( on-line testing ), as well as when a system is not carrying out its normal functions ( off-line testing ). In the case where, detecting real-time errors is not that important, systems, boards, and chips can be tested in off-line BIST mode.
BIST techniques use pseudorandom, or pseudoexhaustive test patterns, or sometimes on-chip storing of reduced test sets. Today, testing logic circuits exhaustively is seldom used, since only a few test patterns are needed to ensure full fault coverage for single stuck-line faults [l], [14] . Reduced pattern test sets can be generated using existing algorithms such as FAN, and others. Built-in test generators can often generate such reduced test sets at low cost, making BIST techniques suitable for onchip self-testing.
The primary concern of the present paper is the general response compaction process of built-in self-testing techniques that translates into a process of reducing the test response from the CUT to a signature. Instead of comparing bit-by-bit the faultfree responses to the observed outputs of the CUT as in conventional testing methods, the observed signature is compared to the correct one, thereby reducing the storage needed for the correct circuit responses. The response compaction in BIST is carried out through a space compaction unit followed by time compaction. In general, s sequences coming from a CUT are fed into a space compactor, providing t output streams of bits such that t << s ; most often, test responses are compressed into only one sequence ( t = 1 ). Space compaction brings a solution to the problem of achieving high-quality built -in self-testing of synchronous sequential circuits developed at the Virginia Polytechnic Institute and State University, and employs parallel fault simulation with several heuristics to reduce fault simulation time, besides possessing other advantages over existing simulators. The conpaction techniques used in the paper with simulator HOPE take advantage of certain inherent properties of the test responses of the CUT, together with the knowledge of their failure probabilities. A major objective to achieve in space compaction is to provide techniques that are simple, suitable for on-chip self-testing, require low area overhead, and have little adverse impact on the overall CUT performance. With that objective in view, techniques are developed in the paper for optimal mergeability of output sequences, that take advantage of some well known concepts, namely, concepts of Hamming distance, sequence weights, and derived sequences as developed earlier by the authors in sequence characterization [I] , together with the effects of failure probabilities. The techniques used herein achieve a high measure of fault coverage for single stuckline faults, with low CPU simulation time, and acceptable area overhead, as evident from extensive simulation runs on the ISCAS 89 full scan sequential benchmark ckcuits with HOPE, under conditions of both stochastic independence and dependence of single and double line output errors.
complex chips without the necessity of monitoring a large n. OVERVIEW OF TEST cQh4PACrION TECHNIQUES number of internal test points, thereby reducing both testing time and area overhead by merging test sequences coming from these internal test points into a single stream of bits. This single bit stream of length r is eventually fed into a time compactor, and finally a shorter sequence of length q ( q < r ) is obtained at the output. The extra logic representing the compaction circuit, however, must be as simple as possible, to be easily embedded within the CUT, and should not introduce signal delays to affect either the test execution time or normal functionality of the circuit being tested. Moreover, the length of the signature must be as short as it can be in order to minimize the amount of memory needed to store the fault-free response signatures. Also, signatures derived from faulty output responses and their corresponding fault-free signatures should not be the same, which unfortunately is not always the case.
A fundamental problem with compaction techniques is error masking or aliasing [9] , [13] , which occurs when the signatures from faulty output responses map into the fault-free signatures, usually calculated by identifying a good circuit, applying test patterns to it, and then having the compaction unit generate the fault-free references. Aliasing causes loss of information, which affects the test quality of BIST and reduces the fault coverage ( the number of faults detected, after compaction, over the total number of faults injected ). Several methods have been suggested in the literature for computing the aliasing probability. The exact computation of this aliasing probability is known to be an NP-hard problem. In practice, high fault coverage, over 99%, is generally required, and thus, any space compression technique that maintains more percentage error coverage information is considered worthy of investigation.
The subject paper specifically deals with the problem of designing space-efficient support hardware for built-in selftesting ( BIST ) of full scan sequential circuits using fault simulation program HOPE [SI. Hope is a fault simulator for
In this section, we briefly review some of the relevant test compaction techniques in space for BIST that have been proposed in the literature [l]? [3], [4] , [6] , [lo]- [14] . We describe them, concentrating only on some of their important properties like the area overhead, fault coverage, error masking probability, etc.
Some of the common space compression techniques include the parity tree space compaction, hybrid space compression, dynamic space compression, quadratic functions compaction, programmable space compaction, and cumulative balance testing. The parity tree compactor circuits are composed of only XOR gates. An XOR gate has very good signal-to-error propagation properties that are quite desirable for space compression. Functions realized by parity tree compactors are of the form Z = Zl 8 2 2 0 ... 0 Zk. The parity tree space compactor propagates all errors that appear on an odd number of its inputs. Thereby, errors that appear on an even number of parity tree circuit inputs are masked. As experimentally demonstrated, most single stuck-at line faults are detected using pseudorandom input test pattern generators and reduced test sets. PSC ) has recently been proposed for designing lowcost space compactors that provide high fault coverage. In PSC, circuitspecific space compactors are designed to increase the likelihood of error propagation. However, PSC does not guarantee zero aliasing. A compaction circuit that minimizes aliasing and has the lowest cost can only be found by exhaustively enumerating all ( 2k ) k k-input Boolean functions, where k represents the number of primary outputs of the CUT. A new class of space compactors based on parity tree circuits was recently proposed by Chakrabarty and Hayes [13] . The method is based on multiplexed parity trees ( MPTs ), and introduces zero aliasing.
Multiplexed parity trees perform space compaction of test responses by combining the error propagation properties of multiplexers and parity trees through multiple time -steps. The authors show that the associated hardware overhead is moderate, and very high fault coverage is obtained for faults in the CUT including even those in the compactor.
DESIGNING CoMPACTION TREES BASED ON SEQUENCE CHARACTERIZATION AND QOCHASTIC INDEPENDENCE AND DEPENDENCE OF LINE ERRORS
The principal idea in space compaction is to compress m functional test outputs of the CUT possibly into one single test output line to derive the CUT signature without sacrificing too much information in the process. Generally, space compression has been accomplished using XOR gates in cascade or in a tree structure. We adopt a combination of both cascade and tree structures ( cascade-tree ) for our framework with AND ( NAND ), OR ( NOR ), and XOR ( XNOR ) operators. The logic function to be selected to build the compaction trees is determined solely by the characteristics of the sequences that are inputs to the gates based on some optimal mergeability criteria developed earlier by the authors [l] . The basic theme of the approaches proposed is to select appropriate logic gates to merge, in general, a number of candidate output lines of the CUT under conditions of both stochastic independence and dependence of single and double line errors, using sequence characterization and other concepts introduced by the authors. However, due to space constraints, no results on stochastic independence case could be presented in the paper ; only some results on stochastic dependence case will be given.
In the following sections the mathematical basis of these approaches is given first with appropriate notations and terminologies. However, in general, it is not expected that any two distinct pairs of sequences at the output of a CUT will be identical and hence the possibility of the corresponding derived pairs being identical is also remote.
A. Sequence Weights and Derived Sequences
We can extend the concept of 1-weight and @weight to deal with N sequences ? 1, ? 2, . . . , ? N readily, but since the concepts are not used in the present paper, their discussions are omitted.
Consider? 1 = ( 00001010 ), ?
B. Optimal Painvise Mergeability and Gate Selection
In this section we will briefly summarize the key results concerning optimal pairwis e mergeability of response data at the CUT output in the design of space compactors. These will be provided in the form of certain theorems without proofs under conditions of stochastic dependence of line errors, of which the details could be found in [l] . In the case of stochastic dependence of line errors at the CUT output, we can assign distinct probabilities of error occurrence in different lines. The gate selection was primarily based on optimal mergeability criteria established utilizing the properties of Hamming distance, sequence weights, and derived sequences, together with the concept of detectable error probability estimate [6] for a twoinput logic function, under condition of stochastic dependence of single and double line errors at the output of a CUT.
C. Effects of Error Probabilities in Selection of Gates for Optimal Merger
Li and Robinson defined the detectable error probability estimate, E, for a two-input logic function, given two input sequences of length L, as follows : E = SI( R1/2L, ) + $( && ), where 8 is the probability of single error effect felt at the output of the CUT ; S, is the probability of double error effect felt at the output of the CUT ; EL is the number of single line errors at the output of gate i, if gate i is used for merger ; and R2 the number of double line errors at the output of gate i, if gate i is used for merger .
Based on the computation of the detectable error probability estimates, E, of Li and Robinson as given above, we deduce the following results that profoundly influence the selection of gates for optimal merger. benchmark circuits on a SUN SPARC 5 workstation were in the range of 300 ms -23457 secs, though for some of the largest circuits, simulations could not be completed, since memory, CPU time, and disk usage limits did not permit. The hardware overhead for the designed space compactors is also not shown in the paper, though for all the circuits, the overhead was well within acceptable limits.
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V. C~NCLUDING REMARKS
The design of space-efficient BIST support hardware in the synthesis of digital integrated circuits is of immense significance. This paper reports compression techniques of test data outputs for full scan digital sequential circuits that facilitate the design of these kinds of space-efficient support hardware. The proposed techniques use AND ( NAND ), OR ( NOR ), and XOR ( XNOR ) gates as appropriate to construct an output compaction tree that compresses the m functional outputs of the CUT to a single line. The compaction tree is generated based on sequence characterization, and using the concepts of Hamming distance, sequence weights, and derived sequences. The logic functions selected to build the compaction tree are determined primarily by the characteristics of the sequences that are inputs to the logic gates. The optimal mergeability criteria were obtained on the assumption of stochastic independence as well as dependence of single and double line errors. In the case of stochastic dependence, output bit stream selection is based on calculating the detectable error probability estimates using an empirical formula developed by Li and Robinson. It should be recalled that the effectiveness of the proposed approaches is critically dependent on the probabilities of error occurrence in different lines of the CUT, and this dependence may be affected by the circuit structure, partitioning, etc., that is, by the number of inputs, outputs, internal lines, and types of gates the circuit is designed of and the way it is partitioned. Since the empirical formula used for computing the detectable error probability estimates in our gate selection process uses exact values of these a posteriori probabilities of error occurrence, unless the formula is modified, whenever only intervals on the probability values are given rather than their exact values, they cannot be used as such in the gate selection process, except only to provide two extremes of selections consistent with the probability intervals. From the analytical viewpoint, the major issue involves the computation of the detectable error probability estimates, which is rather simple in the present case because of two-line mergers, compared to that in the case of generalized mergeability, where the computation is really intensive.
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